


Distributed Gate Thyristor Type SA24RN4680EL

SANCONA®
technical solutions

Contact us!

Date: September, 2020

Data Sheet Issue: 1



ORDERING INFORMATION						(Please quote 12 to 15 digit code as below)
SA	24	RN	4680	E	L	
-	Voltage Code	Outline Code	Current code	Type code	t _q code	Optional code
t _q code: K = 60μs, L = 65μs, M = 70μs						

Find more!

Explore the full range of our semiconductor portfolio online

Absolute Maximum Ratings

VOLTAGE RATINGS		MAXIMUM LIMITS	UNITS
V_{DRM}	Repetitive peak off-state voltage, (note 1)	2400	V
V_{DSM}	Non-repetitive peak off-state voltage, (note 1)	2500	V
V_{DDC}	Maximum DC of-state voltage, (note 1)	1450	V
V_{RRM}	Repetitive peak reverse voltage, (note 1)	2400	V
V_{RSM}	Non-repetitive peak reverse voltage, (note 1)	2500	V
V_{RDC}	Maximum DC revrese voltage, (note 1)	1450	V
note 1)	De-rating factor of 0.13%/°C is applicable for T_j below 25°C		

OTHER RATINGS		MAXIMUM LIMITS	UNITS
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink} = 55^{\circ}C$, (note 1)	4680	A
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink} = 85^{\circ}C$, (note 1)	3180	A
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink} = 85^{\circ}C$, (note 2)	1610	A
$I_{T(RMS)}$	Nominal RMS on-state current, $T_{sink} = 25^{\circ}C$ (note 1)	9290	A
$I_{T(d.c.)}$	D.C. on-state current, $T_{sink} = 25^{\circ}C$, (note 3)	7925	A
I_{TSM}	Peak non-repetitive surge current $t_p = 10ms$, $V_{RM} = 60\%V_{RRM}$, (note4)	67	kA
I_{TSM2}	Peak non-repetitive surge current $t_p = 10ms$, $V_{RM} \leq 10V$, (note 4)	73.7	kA
I^2t	I^2t capacity for fusing $t_p = 10ms$, $V_{RM} = 60\%V_{RRM}$, (note 4)	$22.4 \cdot 10^6$	A ² s
I^2t	I^2t capacity for fusing $t_p = 10ms$, $V_{RM} \leq 10V$, (note 4)	$27.2 \cdot 10^6$	A ² s
$(di/dt)_{cr}$	Critical rate of rise of on-state current (repetitive), (note 5)	500	A/ μs
	Critical rate of rise of on-state current (non repetitive), (note 5)	1000	A/ μs
V_{RGM}	Peak reverse gate voltage	5	V
$P_{G(AV)}$	Mean forward gate power	5	W
P_{GM}	Peak forward gate power	50	W
T_{jop}	Operating temperature range	-40 to +125	°C
T_{stg}	Storage temperature range	-40 to +150	°C
note 1)	Double-side cooled, single phase, 50Hz, 180° half-sinewave.		
note 2)	Single-side cooled, single phase, 50Hz, 180° half-sinewave.		
note 3)	Double-side cooled		
note 4)	Half-sinewave, 125°C T_j initial		
note 5)	$V_D = 67\%V_{DRM}$, $I_{FG} = 2A$, $t_R \leq 0.5\mu s$, $T_{case} = 125^{\circ}C$		


Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{TM}	Maximum peak on-state voltage	I _{TM} = 4800A	-	-	2.12	V
		I _{TM} = 9600A	-	-	2.67	V
V _{T0}	Threshold voltage		-	-	1.509	V
r _T	Slope resistance		-	-	0.128	mΩ
(dv/dt) _{CR}	Critical rate of rise of off-state voltage	V _D = 80%V _{DRM} , Linear ramp, Gate o/c	200	-	-	V/μs
I _{DRM}	Peak off-state current	Rated V _{DRM}	-	-	200	mA
I _{RRM}	Peak reverse current	Rated V _{RRM}	-	-	200	mA
V _{GT}	Gate trigger voltage	T _j = 25°C, V _D = 10V, I _T = 3A	-	-	3.0	V
I _{GT}	Gate trigger current		-	-	600	mA
V _{GD}	Gate non-trigger voltage	Rated V _{DRM}	-	-	0.25	V
I _H	Holding current	T _j = 25°C	-	-	1000	mA
t _{GD}	Gate controlled turn-on delay time	V _D = 67%V _{DRM} , I _{TM} = 4000A, di/dt = 60A/μs,	-	0.5	1.0	μs
t _{GT}	Turn-on time	I _{FG} = 2A, t _r = 0.5μs, T _j = 25°C	-	0.7	2.0	μs
Q _{RR}	Recovered charge		-	2850	3400	μC
Q _{RA}	Recovered charge, 50% Chord	I _{TM} = 4000A, t _p = 2000μs, di/dt = 60A/μs, V _R = 100V	-	1800	-	μC
I _{RM}	Reverse recovery current		-	370	-	A
t _{RR}	Reverse recovery time		-	9.8	-	μs
t _{GQ}	Turn-off time (note 2)	I _{TM} = 4000A, t _p = 1000μs, di/dt = 60A/μs, V _R = 100V, V _{DR} = 67%V _{DRM} , dV _{DR} /dt = 20V/μs	50	-	60	μs
		I _{TM} = 4000A, t _p = 1000μs, di/dt = 60A/μs, V _R = 100V, V _{DR} = 67%V _{DRM} , dV _{DR} /dt = 200V/μs	60	-	70	μs
R _{thJK}	Thermal resistance, junction to sink (note 3)	Double-side cooled	-	-	5.0	K/kW
		Anode-side cooled	-	-	8.7	K/kW
		Cathode-side cooled	-	-	12.3	K/kW
F	Mounting force	(note 3)	76	-	93	kN
W _t	Weight		-	1550	-	g
note 1)	Unless otherwise indicated T _j = 125°C					
note 2)	The required t _Q (specified with dV _{DR} /dt = 200V/μs) is 65μs					
note 3)	For other clamp forces, please consult factory					

Request full technical data sheet via e-mail, free of charge:

Order Now!

Outline Drawing



SANCONA®

technical solutions

SANCONA GmbH

An der Hebemärchte 26
D-04316 Leipzig

// ☎ +49 341 652355-0

☎ +49 341 652355-99

✉ info@sancona.com

🌐 www.sancona.com

// Registry Court: Leipzig HRB 32946

VAT Reg No.: DE308741810

Tax number: 232/118/085686

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with written permission of and in the manner permitted by the proprietors SANCONA GmbH. In the interest of product improvement, SANCONA reserves the right to change specifications at any time without prior notice. Devices with a suffix code (2-letter, 3-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.